**Preferred Device** 

## **Triacs**

## **Silicon Bidirectional Thyristors**

Designed for high performance full—wave ac control applications where high noise immunity and commutating di/dt are required.

- Blocking Voltage to 800 Volts
- On–State Current Rating of 12 Amperes RMS at 70°C
- Uniform Gate Trigger Currents in Three Quadrants, Q1, Q2, and Q3
- High Immunity to dv/dt 250 V/μs Minimum at 125°C
- High Commutating di/dt 6.5 A/ms Minimum at 125°C
- Industry Standard TO-220 AB Package
- High Surge Current Capability 100 Amperes
- Device Marking: Logo, Device Type, e.g., MAC12D, Date Code

#### **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

| Rating  | Symbol              | Value             | Unit               |
|---|---------------------|-------------------|--------------------|
| Peak Repetitive Off–State Voltage <sup>(1)</sup> (T <sub>J</sub> = -40 to 125°C, Sine Wave, 50 to 60 Hz, Gate Open) | VDRM,<br>VRRM       | 400               | Volts              |
| MAC12D<br>MAC12M<br>MAC12N  |                     | 400<br>600<br>800 |                    |
| On-State RMS Current<br>(All Conduction Angles; T <sub>C</sub> = 70°C)  | I <sub>T(RMS)</sub> | 12                | А                  |
| Peak Non-Repetitive Surge Current<br>(One Full Cycle, 60 Hz, T <sub>J</sub> = 125°C)                                | ITSM                | 100               | А                  |
| Circuit Fusing Consideration (t = 8.33 ms)  | I <sup>2</sup> t    | 41                | A <sup>2</sup> sec |
| Peak Gate Power<br>(Pulse Width ≤ 1.0 μs, T <sub>C</sub> = 80°C)  | PGM                 | 16                | Watts              |
| Average Gate Power<br>(t = 8.3 ms, T <sub>C</sub> = 80°C)   | P <sub>G</sub> (AV) | 0.35              | Watts              |
| Operating Junction Temperature Range  | TJ                  | -40 to<br>+125    | °C                 |
| Storage Temperature Range   | T <sub>stg</sub>    | -40 to<br>+150    | °C                 |

<sup>(1)</sup> V<sub>DRM</sub> and V<sub>RRM</sub> for all types can be applied on a continuous basis. Blocking voltages shall not be tested with a constant current source such that the voltage ratings of the devices are exceeded.




#### ON Semiconductor

http://onsemi.com

# TRIACS 12 AMPERES RMS 400 thru 800 VOLTS





TO-220AB CASE 221A STYLE 4

| PIN ASSIGNMENT |                 |  |  |  |
|----------------|-----------------|--|--|--|
| 1              | Main Terminal 1 |  |  |  |
| 2              | Main Terminal 2 |  |  |  |
| 3              | Gate            |  |  |  |
| 4              | Main Terminal 2 |  |  |  |

#### ORDERING INFORMATION

| Device | Package | Shipping      |
|--------|---------|---------------|
| MAC12D | TO220AB | 50 Units/Rail |
| MAC12M | TO220AB | 50 Units/Rail |
| MAC12N | TO220AB | 50 Units/Rail |

**Preferred** devices are recommended choices for future use and best overall value.

#### THERMAL CHARACTERISTICS


| Characteristic  |  | Value       | Unit |
|---|--|-------------|------|
| Thermal Resistance  — Junction to Case  — Junction to Ambient                 | R <sub>θ</sub> JC<br>R <sub>θ</sub> JA | 2.2<br>62.5 | °C/W |
| Maximum Lead Temperature for Soldering Purposes 1/8" from Case for 10 Seconds | TL                                     | 260         | °C   |

| Characteristic  | Symbol          | Min               | Тур                  | Max               | Unit  |
|---|-----------------|-------------------|----------------------|-------------------|-------|
| OFF CHARACTERISTICS   | •               | •                 |                      |                   |       |
| Peak Repetitive Blocking Current $T_J = 25^{\circ}C$<br>(V <sub>D</sub> = Rated V <sub>DRM</sub> , V <sub>RRM</sub> , Gate Open) $T_J = 125^{\circ}C$ | IDRM,<br>IRRM   |                   | _<br>_               | 0.01<br>2.0       | mA    |
| ON CHARACTERISTICS  |                 |                   |                      |                   |       |
| Peak On–State Voltage <sup>(1)</sup> (I <sub>TM</sub> = ±17 A)  | VTM             | _                 | _                    | 1.85              | Volts |
| Gate Trigger Current (Continuous dc) ( $V_D$ = 12 V, $R_L$ = 100 $\Omega$ ) MT2(+), G(+) MT2(+), G(-) MT2(-), G(-)                                    | <sup>I</sup> GT | 5.0<br>5.0<br>5.0 | 13<br>13<br>13       | 35<br>35<br>35    | mA    |
| Hold Current ( $V_D = 12 \text{ V}$ , Gate Open, Initiating Current = $\pm 150 \text{ mA}$ )  | lн              | _                 | 20                   | 40                | mA    |
| Latch Current ( $V_D = 24 \text{ V}, I_G = 35 \text{ mA}$ )<br>MT2(+), G(+)<br>MT2(+), G(-)<br>MT2(-), G(-)   | ΙL              | -<br> -<br> -     | 20<br>30<br>20       | 50<br>80<br>50    | mA    |
| Gate Trigger Voltage (Continuous dc) ( $V_D$ = 12 V, $R_L$ = 100 $\Omega$ ) MT2(+), G(+) MT2(+), G(-) MT2(-), G(-)                                    | V <sub>GT</sub> | 0.5<br>0.5<br>0.5 | 0.78<br>0.70<br>0.71 | 1.5<br>1.5<br>1.5 | Volts |
| DYNAMIC CHARACTERISTICS   |                 |                   |                      |                   |       |
| Rate of Change of Commutating Current ( $V_D=400~V, ITM=4.4A, Commutating~dv/dt=18~V/\mu s, Gate Open, T_J=125°C, f=250~Hz, No Snubber)$              | (di/dt)c        | 6.5               | _                    | _                 | A/ms  |
| Critical Rate of Rise of Off–State Voltage (V <sub>D</sub> = Rated V <sub>DRM</sub> , Exponential Waveform, Gate Open, T <sub>J</sub> = 125°C)        | dv/dt           | 250               | 500                  | _                 | V/µs  |
| Repetitive Critical Rate of Rise of On-State Current<br>IPK = 50 A; PW = 40 µsec; diG/dt = 200 mA/µsec; f = 60 Hz                                     | di/dt           | T -               | _                    | 10                | A/μs  |


<sup>(1)</sup> Pulse Test: Pulse Width ≤ 2.0 ms, Duty Cycle ≤ 2%.

## Voltage Current Characteristic of Triacs (Bidirectional Device)

| Symbol           | Parameter                                 |
|------------------|---|
| V <sub>DRM</sub> | Peak Repetitive Forward Off State Voltage |
| IDRM             | Peak Forward Blocking Current             |
| VRRM             | Peak Repetitive Reverse Off State Voltage |
| IRRM             | Peak Reverse Blocking Current             |
| $V_{TM}$         | Maximum On State Voltage                  |
| lΗ               | Holding Current                           |



#### **Quadrant Definitions for a Triac**



All polarities are referenced to MT1.

With in-phase signals (using standard AC lines) quadrants I and III are used.




Figure 1. Typical Gate Trigger Current versus Junction Temperature




Figure 2. Typical Gate Trigger Voltage versus Junction Temperature




Figure 3. Typical Holding Current versus Junction Temperature




Figure 4. Typical Latching Current versus Junction Temperature




Figure 5. Typical RMS Current Derating





Figure 6. On-State Power Dissipation










Figure 8. Typical Thermal Response

#### **PACKAGE DIMENSIONS**

#### TO-220AB CASE 221A-09 ISSUE Z





- NOTES:
  1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.
  3. DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

|     | INCHES |       | MILLIMETERS |       |
|-----|--------|-------|-------------|-------|
| DIM | MIN    | MAX   | MIN         | MAX   |
| Α   | 0.570  | 0.620 | 14.48       | 15.75 |
| В   | 0.380  | 0.405 | 9.66        | 10.28 |
| С   | 0.160  | 0.190 | 4.07        | 4.82  |
| D   | 0.025  | 0.035 | 0.64        | 0.88  |
| F   | 0.142  | 0.147 | 3.61        | 3.73  |
| G   | 0.095  | 0.105 | 2.42        | 2.66  |
| Н   | 0.110  | 0.155 | 2.80        | 3.93  |
| J   | 0.018  | 0.025 | 0.46        | 0.64  |
| K   | 0.500  | 0.562 | 12.70       | 14.27 |
| L   | 0.045  | 0.060 | 1.15        | 1.52  |
| N   | 0.190  | 0.210 | 4.83        | 5.33  |
| Q   | 0.100  | 0.120 | 2.54        | 3.04  |
| R   | 0.080  | 0.110 | 2.04        | 2.79  |
| S   | 0.045  | 0.055 | 1.15        | 1.39  |
| T   | 0.235  | 0.255 | 5.97        | 6.47  |
| U   | 0.000  | 0.050 | 0.00        | 1.27  |
| ٧   | 0.045  |       | 1.15        |       |
| Z   |        | 0.080 |             | 2.04  |

STYLE 4:
PIN 1. MAIN TERMINAL 1
2. MAIN TERMINAL 2
3. GATE
4. MAIN TERMINAL 2



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

#### **PUBLICATION ORDERING INFORMATION**

#### NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

**Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

EUROPE: LDC for ON Semiconductor - European Support

German Phone: (+1) 303-308-7140 (M-F 1:00pm to 5:00pm Munich Time)

Email: ONlit-german@hibbertco.com

French Phone: (+1) 303–308–7141 (M–F 1:00pm to 5:00pm Toulouse Time)

Email: ONlit-french@hibbertco.com

**English Phone**: (+1) 303–308–7142 (M–F 12:00pm to 5:00pm UK Time)

Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS\*: 00-800-4422-3781

\*Available from Germany, France, Italy, England, Ireland

#### CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST)

Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor – Asia Support

Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time)

Toll Free from Hong Kong & Singapore: 001–800–4422–3781

Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–8549

**Phone**: 81–3–5740–2745 **Email**: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.